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Abstract 
As a main part of the NxTest of DoD, ATML will be the standard medium to exchange and share test information. In 
order to accomplishing resources allocation automatically in automatic test system, the standardized description 
method of the instrument resource capabilities provided by the ATML standard is introduced, and then the 
ARINC429 signal transceiver used in aviation field is taken as an application example to implement its resource 
capabilities description. Reference is provided for describing resource capabilities of the other digital signal 
transceivers which are also used in aviation domain. 
© 2011 Published by Elsevier Ltd. 
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1. Introduction
In a typical automated test system, test software sends control commands to test instruments through
the network bus or instrument bus in order to complete the test. These commands include switch channels 
configuration, control motivation and performing tests and recording test results. The results will be sent 
to fault diagnosis software to guide the appropriate maintenance, adjustment and replacement of relevant 
devices. All these information is available in some data format for exchanging and sharing [1]. In order to 
achieve this goal, the Test Information Integration Sub-Committee under IEEE Standards Board has 
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released the XML Schema-based Automatic Test Markup Language standards set, abbreviated ATML. 
This paper studies on the instrument resource capacity description by using ATML. 
2. ATML standard summary 
ATML standard applies XML (eXtention Marked Language) as a medium for exchanging information 
between the various parts of an automatic test system. The standard provides the XML Schema 
description of various parts of an automatic test system. The users can generate XML files to describe and 
exchange the automatic test system information on the basis of these models. The test data which 
consistent the ATML pattern can be accessed and processed by ATML test environment software tools. 
Most of the ATML component standard has a corresponding XML model [2]. Table 1 shows the ATML 
standard family’s component names and the related XML schema definition and the other information. 
Table 1. ATML component names and the related XML schema definition  
Component XML schema Standard IEEE download folders 
Common 
Common.xsd IEEE std 1671 B.1 1671-2010 
HardwareCommon.xsd IEEE std 1671 B.2 1671-2010 
TestEquipment.xsd IEEE std 1671 B.3 1671-2010 
Test Description TestDescription.xsd IEEE std 1671.1 1671.1-2009 
Instrument Description InstrumentDescription.xsd IEEE std 1671.2 1671.2-2008 
UUT Description UUTDescription.xsd IEEE std 1671.3 1671.3-2007 
Test Configuration TestConfiguration.xsd IEEE std 1671.4 1671.4-2007 
Test Adapter TestAdapterDescription.xsd IEEE std 1671.5 1671.5-2008 
Test Station TestStationDescription.xsd IEEE std 1671.6 1671.6-2008 
3. ATML standardized description of the instrument resource capacity 
In the implementation process of ATML standards, the description of instrument resource capacity 
remains one of the most powerful and least understood areas of the ATML set of specifications. If fully 
implemented, the instrument resource capacity allows the capabilities of a test system (and its component 
instruments) to be compared with the requirements of a given test. Ultimately, this may allow software to 
automatically choose the best instrument for a test, configure the test system accordingly, and even 
calculate measurement uncertainties. The following are the standardized description steps of instrument 
resource capability ([3], [4]). 
3.1. Describe the instrument interfaces 
The instrument interface is described by the <hc:Interface> element of the ATML Instrument 
Description XML schema. <hc:Interface> simply provides for the specification of all the physical ports 
on the instrument and the assignment of a name to each port.  
3.2. Wire the resource interfaces to the instrument interfaces 
It defines the network node between logical resources’ ports and physical interfaces’ ports. This 
mapping is accomplished with an <NetworkList> element. <NetworkList> utilizes the <Network> type to 
define connections between resource ports and instrument ports. If multiple logical resources’ ports 
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connect to a physical port, a number of <Switch> elements are employed to specify signal routing options; 
otherwise it will lead to the using conflicts between logical resources. 
3.3. Describe logic resources  
Resources are the logical unit entities of allocation at runtime. They are the middle bond between 
instrument capabilities and physical ports. Resource has ports and their names, but these resource ports 
are not the same as the instrument ports–they’re simply used to specify the connections between resources 
and ports. Through defining resources can be more flexible to allocate capacity and better to carry out 
instruments swap.  
3.4. Describe the Capabilities 
The <hc:Capability> child element of <hc:Capabilities> contain information about the types of signals 
that can be created or measured by the instrument. The definition of the signal relies on IEEE Std 1641. 
Each capability has one or more ports of its own, but these are not physical ports, they are merely logical 
inputs and outputs that properly attach capabilities to resources that can create the capability. 
3.5. Map capabilities to resources 
The mapping information between logical resource ports and capability ports is defined by this step. 
This mapping is specified by the <CapabilityMap> element. A <CapabilityMap> is a list of <Mapping> 
elements. Using the <Map> type, the <Mapping> element’s associate resources (and their ports) can be 
mapped to capabilities. 
4. The implementation of ARINC429 board capability description 
Given that most avionics transfer data communication through the ARINC429 signal, and ARINC429 
transceiver is almost the essential test equipment in avionics test system, so it is described that a 
ARINC429 signal transceiver’s capability based on the method mentioned above in the existing test 
platform, and reference value for the capability description of other aviation digital signal transceivers 
(such as ARINC629 transceiver, ARINC573 transceiver, and so on) is provided. 
 The air ARINC429 transceiver board is used to generate and receive 32-bit high or low speed serial 
data which consistent with ARINC429 standard. It includes two transmit channels and two receive 
channels. The board communicates with IPC through the ISA (Industrial Standard Architecture) bus. 
4.1. The analysis of ARINC429 board capability 
On the basis of this board’s function, its capability can be divided into two: ARINC429 receive signal 
and ARINC429 send signal, and then assign each to a logical resource. Because this board has two 
transmit channels and two receive channels, it needs to map a port of a logical resource to two physical 
ports. But a signal can not dominate two physical ports; otherwise this signal will appear on the two 
physical ports at the same time. Adding logical switches between the logic resource port and physical port 
can effectively solve this problem. Fig 1 clearly shows the defined connectivity between modules in the 
capability description of the ARINC429 board. 
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Fig. 1. The port connections between capability, logical resource and physical interface 
4.2. The accomplishment of ARINC429 board’s resource capability description  
Altova Company’s XMLSpy tool is used to describe the ARINC429 board’s resource capability. The 
board description file is established on the basis of ARINC429 InstrumentDescription.xsd model, and 
then according to the analysis results of resource capability and the steps described in section 3, the 
content of each element is consummated one by one. 
In the description process of the resource capability, the definition of physical ports, logical resources 
and logic switches is relatively simple; readers can refer to examples provided by the literature [1] Annex 
F. In addition, the connections of each module ports are basically one to one mapping simple case; they 
are not rehearsed here. The following highlights the capability description of SEND_ARINC429 signal 
and RECEIVE_ARINC429 signal. 
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4.2.1. The realization of SEND_ARINC429 signal capability description 
The ARINC429 signal is in the form of bipolar zero code. IEEE Std 1641-2010 standard’s [5] 
RZBipolar component made a clear definition of this data code and packed up its properties in 
DigitalTSFLib.XSD. Thus SEND_ARINC429 signal’s capability is defined on this component. The 
SEND_ARINC429 signal TSF (Test Signal Frame) module is built by the RZBipolar module and other 
BSC (Basic Signal Component) modules shown in Fig 2. It can be seen from Fig 2, the signal has an 
input port: data429, and two output ports: TH and TL. ClockRate is its private property. 
Fig. 2. TSF SEND_ARINC429 
4.2.2. The realization of RECEIVE_ARINC429 signal capability description 
For reception of the ARINC429 signal, it needs to customization under the IEEE1641 existing BSC 
modules and TSF modules. In receiving the ARINC429 signal process, it must convert to TTL type signal 
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before decoding. Because the high-end and low-end ARINC429 input signals are differential signals, they 
can be converted to TTL type signals by removing their negative part. The high-end ARICN429 TTL 
signal can be used as the decoder input signal. And the result of the XOR module whose inputs are the 
two TTL-level signals can be treated as decoder clock signal. 
Since IEEE1641 standard does not provide function module which can eliminate negative signal, refer 
to Limit module, customize Limit_extend module and complete its interface package in STDBSC.XSD 
file. The module has two private properties, respectively, max and min, are defined as physical type, and 
its function is intercepting the input signal between min and max value.  
Based on the above analysis, RECEIVE_ARINC429 test signal frame is built by BSC modules shown 
in Fig 3. In Fig 3, the two In modules imply that RECEIVE_ARINC429 signal has two input ports, max 
and min are its private property, and the output is the obtained ARINC429 data after decoding. 
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Fig. 3. TSF RECEIVE_ARINC429 
5. Conclusion 
ATML standard is a medium for exchanging information between the various parts of an automatic 
test system. In the implementation process of ATML standards, regulating to describe instrument resource 
capabilities benefits automatic test system software to determine whether the test system can complete a 
certain test, and automatically allocate resources and testing paths. This paper applies the standardized 
description method of instrument resource capabilities which is provided by ATML standard, analyzes 
the resource capacity of an ARINC429 transceiver which is usually employed by avionics test system in 
detail and defines the mapping relationship between of description modules, and focuses on realizing the 
capability description of RECEIVE_ARINC429 signal and SEND_ARINC429 signal. Reference is given 
for the capability description of other aviation digital signal transceivers. 
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